Multiple-stacked semiconductor nanowires and source/drain spacers

ABSTRACT

A semiconductor device includes a substrate, a gate structure, at least one nanowire, at least one epitaxy structure, and at least one source/drain spacer. The gate structure is disposed on the substrate. The nanowire extends through the gate structure. The epitaxy structure is disposed on the substrate and is in contact with the nanowire. The source/drain spacer is disposed between the epitaxy structure and the gate structure and is embedded in the epitaxy structure.

PRIORITY CLAIM AND CROSS-REFERENCE

This application claims priority to U.S. Provisional Application Ser. No. 62/490,040, filed Apr. 26, 2017, which is herein incorporated by reference.

BACKGROUND

Semiconductor nanowires are becoming a research focus in nanotechnology. Various methods of forming metal-oxide-semiconductor field-effect transistors (MOSFETs) comprising nanowires have been explored, including the use of dual material nanowire, where different material nanowires are used for N-channel field-effect transistor (NFET) and P-channel field-effect transistor (PFET) devices. For example, silicon (Si) nanowires may be used as the channel material for the NFET devices, while silicon germanium (SiGe) nanowires may be used as the channel material for the PFET devices. As another example, multiple-stacked (“multi-stack”) nanowires have been used in forming NFET and PFET devices, increasing the current carrying capability of these devices. One of the multi-stack candidates is the FET. A trigate FET device consists of a vertical standing Si body (fin) and the gate is wrapped around either side creating two channels on the sides and one on the top. High-aspect-ratio trigate FETs with aggressively scaled fin widths (30 nm and narrower) are of particular interest as they combine excellent short channel effect (SCE) immunity with high drivability per unit chip area.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIGS. 1A-15A are top views of a local semiconductor device at various stages of fabrication in accordance with some embodiments of the present disclosure;

FIGS. 1B-15B are cross-sectional views along sections B-B in FIGS. 1A-15A respectively;

FIGS. 1C-15C are cross-sectional views along sections C-C in FIGS. 1A-15A respectively;

FIGS. 15D and 15E are cross-sectional views along sections D-D and line E-E in FIG. 15A respectively;

FIGS. 16A-23A are top views of another local semiconductor device at various stages of fabrication in accordance with some embodiments of the present disclosure;

FIGS. 16B-23B are cross-sectional views along sections B-B in FIGS. 1A-23A respectively;

FIGS. 16C-23C are cross-sectional views along sections C-C in FIGS. 1A-23A respectively; and

FIGS. 23D and 23E are cross-sectional views along sections D-D and line E-E in FIG. 23A respectively.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

As used herein, the singular forms “a,” “an” and “the” include plural referents unless the context clearly dictates otherwise. Therefore, reference to, for example, a gate stack includes aspects having two or more such gate stacks, unless the context clearly indicates otherwise. Reference throughout this specification to “one embodiment” or “an embodiment” means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present disclosure. Therefore, the appearances of the phrases “in one embodiment” or “in an embodiment” in various places throughout this specification are not necessarily all referring to the same embodiment. Further, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments. It should be appreciated that the following figures are not drawn to scale; rather, these figures are intended for illustration.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

The fins may be patterned by any suitable method. For example, the fins may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in some embodiments, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the fins.

A multi-stack structure, such as Ge/SiGe or Si/SiGe may be used to generate multi-stack nanowire devices. Such multi-stack nanowire devices may include one or more PFET devices and one or more NFET devices, where the PFET devices include Ge nanowire and the NFET devices comprise Si nanowire. However, it is difficult to reduce parasitic capacitance between source/drain and gate under such multi-stack nanowire devices. Illustrative embodiments described herein utilize a dual nanowire release scheme for gate and source/drain region.

An illustrative embodiment for forming a multi-stack nanowire FET device will be described below with reference to FIGS. 1A-15E. The structures illustrate operations which may be used in the process of forming a multi-stack nanowire FET device. FIGS. 1A-15A are top views of a local semiconductor device 100 at various stages of fabrication in accordance with some embodiments of the present disclosure. FIGS. 1B-15B are cross-sectional views along lines B-B in FIGS. 1A-15A respectively. FIGS. 1C-15C are cross-sectional views along lines C-C in FIGS. 1A-15A respectively. FIGS. 15D and 15E are cross-sectional views along line D-D and line E-E in FIG. 15A respectively.

Reference is made to FIGS. 1A-1C. A semiconductor substrate 202 is provided, and a multilayer stack 210′ and a hard mask 203 are formed on the semiconductor substrate 202. In some embodiments for NMOS, the semiconductor substrate 202 is made of a material, such as, Si, Ge, SiGe, In(Ga)As, or InSb. In some embodiments for PMOS, the semiconductor substrate 202 is made of a material, such as, Si, Ge, or (In)GaSb. The multilayer stack 210 includes sacrificial layers 212′ and nanowire layers 214′. The sacrificial layers 212′ and the nanowire layers 214′ are stacked alternatively. For example, the nanowire 214′ is interposed in between two sacrificial layers 212′. In some embodiments, the sacrificial layers 212′ may include SiGe or Si, and the nanowires 214′ may include Si, SiGe, Ge, GaAs, InAs, InSb, and GaSb, and the instant disclosure is not limited thereto. The nanowire layers 214′ may use the same material as the semiconductor substrate 202. The number of layers (sacrificial layer 212′ and nanowire layer 214′) in the multilayer stack 210 determines the number of nanowires in a fin after patterning. FIGS. 1A-1C show a multilayer stack 210 having four sacrificial layers 212′ and three nanowire layers 214′. In this case, three nanowires are formed later, and the instant disclosure is not limited thereto. The thickness of the sacrificial layers 212′ also determines the pitch between the nanowires, and the thickness of the nanowire layers 214′ determines the dimension of the nanowires. The hard mask 203 is formed over a portion of the topmost sacrificial layer 212′, and may be selectively removed in the areas in which a FET stacked nanowire device is to be formed. Although the resulting hard mask 203 shown in FIGS. 1A-1C is patterned into three strips with equal spacing, embodiments are not so limited. The resulting hard mask 203 may be in four, five, six or more strips, and the spacing between the strips may be varied in other embodiments. The hard mask 203 may be an oxide or nitride, for example, SiO₂ and Si₃N₄, and the instant disclosure is not limited thereto.

Reference is made to FIGS. 2A-2C. The multilayer stack 210′ of FIG. 1 is patterned to form fins 220 (the multilayer stack 210). The fins 220 result from the hard mask 203 (shown in FIGS. 1A-1C) formed over a portion of the topmost sacrificial layer 212. The multilayer stack 210 includes a plurality of sacrificial layers 212 and a plurality of nanowires 214. When the multilayer stack 210 is patterned, a portion of the underlying semiconductor substrate 202 is also removed. The fins 220 include protruded portions 202 a of the semiconductor substrate 202. Then, the hard mask 203 is removed from the top sacrificial layer 212 as shown in FIGS. 2A-2C.

Reference is made to FIGS. 3A-3C. After the forming of the fins 220, an isolation material is deposited to form isolation structures 204 at least in the spaces between the fins 220. An anisotropic etch is used to recess the isolation material into the semiconductor substrate 202 at the base of the fins 220. The fins 220 are exposed above the isolation structures 204. A top portion of the protruded portion 202 a of the semiconductor substrate 202 is not covered by the isolation structures 204. As shown in FIGS. 3B and 3C, from the top surface of the isolation structures 204, a total of four sacrificial layers 212 and three nanowires 214 are exposed. The sacrificial layer 212 now caps the fins 220.

Reference is made to FIGS. 4A-4C. In FIGS. 4A and 4B, for example, three rows of dummy gate structures 310 (in the positions of hard masks 306 shown in top view in FIG. 4A) are formed across the fins 220. That is, the fins 220 go along a first direction and the dummy gate structures 310 go along a second direction. The first and second directions are different, and substantially perpendicular to each other in some embodiments. The term “substantially” as used herein may be applied to modify any quantitative representation which could permissibly vary without resulting in a change in the basic function to which it is related. At least one of the fins 220 has channel regions 220 a and source/drain regions 220 b. The dummy gate structures 310 define the channel regions 220 a and the source/drain regions 220 b of the fins 220. The dummy gate structures 310 are straddle and disposed on the fins 220 to form channel regions 220 a below it, and the source/drain regions 220 b of the fins 220 are exposed from the dummy gate structures 310. The sacrificial layers 212 and the nanowires 214 in the channel regions 220 a are also referred to as first portions 212 a and 214 a respectively, and that in the source/drain regions 220 b are referred to as second portions 212 b and 214 b respectively. At least one of the dummy gate structures 310 may include a gate dielectric layer 302, a dummy gate electrode layer 304, and a hard mask 306, and other materials may also be used. The channel regions 220 a are covered by the gate dielectric layer 302, the dummy gate electrode layer 304, and the hard mask 306. In some embodiments, the dummy gate structures 310 are deposited as a blanket layer and then patterned. As shown in FIGS. 4A and 4B, the dummy gate structures 310 at either ends of the fins 220 anchor the fins 220, and therefore the anchoring dummy gate structures 310 have portions over the fins 220 and the remaining portion touches down to the isolation structures 204. In some embodiments, the gate dielectric layer 302 may be made of, such as, SiO₂, the dummy gate electrode layer 304 may be made of, such as, polysilicon, and the hard mask 306 may be made of, such as, oxide and/or nitride materials, but the instant disclosure is not limited thereto.

After the deposition of the dummy gate structures 310, spacers 312 are formed on sides of the dummy gate structures 310 and on the sidewalls of the fins 220 exposed from the dummy gate structures 310 (see FIG. 4A), and spaces 300 are left between the spacers 312. Specifically, the spacers 312 are formed by depositing a spacer layer (such as oxide or nitride) conformally on the fins 220 and the dummy gate structures 310, and then anisotropically etching from the surface of the spacer layer. The etching process removes spacer layer on the top portion of the dummy gate structures 310 and on the top portion of the fins 220 exposed from the dummy gate structures 310. In the case, the spacers 312 formed on the side walls of dummy gate structures 310 can be referred to as gate spacers 312 a, and that formed on the sidewalls of fins 220 exposed from the dummy gate structures 310 can be referred to as fin spacers 312 b.

As shown in FIG. 4B, the dummy gate structures 310 are used as a mask where the channel regions 220 a are located. In other words, the channel regions 220 a of the fins 220 (i.e., the first portions 214 a of the nanowires 214) are under the protection of the dummy gate structures 310.

Reference is made to FIGS. 5A-5C. The fins 220 are recessed to form openings 422 therein. An etch process, such as, reactive ion etching (RIE), atomic layer etching (ALE), or a combination thereof, may be performed on portions of the fins 220 (shown in FIGS. 4A and 4B) exposed from the dummy gate structures 310 and the spacers 312 (outside the dummy gate structures 310 and the spacers 312). As such, the exposed fins 220 are removed to expose the protruded portions 202 a of the semiconductor substrate 202. The openings 422 are formed in the fins 220 and between the fin spacers 312 b as shown in FIGS. 5A and 5B. That is, the etching process is performed to remove the second portions 212 b and 214 b of the sacrificial layer 212 and the nanowires 214 (shown in FIGS. 4B and 4C). The second portions 212 b and 214 b of the sacrificial layer 212 and nanowire 214 respectively are removed to yield source/drain regions which will be formed later.

The openings 422 fall between the gate spacers 312 a, and between the fin spacers 312 b, and are located between the channel regions 220 a of the fins 220. The openings 422 are in parallel with the fins 220 (i.e., perpendicular to the dummy gate structures 310) and do not overlap the dummy gate structures 310 and channel regions 220 a of the fins 220 (i.e., the first portions 214 a of the nanowires 214). Furthermore, the first portions 212 a and 214 a of the sacrificial layer 212 and the nanowires 214 are exposed from the gate spacers 312 a through the openings 422.

Reference is made to FIGS. 6A-6C. After the recessing of the fins 220, the channel regions 220 a of the fins 220 exposed from the openings 422 are oxidized by an oxidation process 500. The oxidation process 500 may be performed on the exposed channel regions 220 a, such as, an in-situ steam generated (ISSG) oxidation process 500 conducted in a temperature range about 600° C. to about 1100° C., an annealing process in oxidizing ambient O₂ and O₃ conducted in a temperature range about 600° C. to about 1100° C., or plasma enhanced chemical vapor deposition (PECVD) process with precursor (e.g., tetraethoxy silane (TEOS)) conducted in a temperature about 800° C. As such, the first portions 212 a of the exposed channel regions 220 a (the end sidewall 2120 of the first portions 212 a) are oxidized to form source/drain spacers 216 (can also be referred to as a second oxidation layer), and the first portions 214 a of the exposed channel regions 220 a (the end sidewall 2140 of the first portions 214 a) are oxidized to form first sacrificial portions 218 (can also be referred to as a first oxidation layer). For example, the first portions 212 a are made of a material, such as, SiGe, and the first portions 214 a are made of a material, such as, Ge/Si. The oxidation process 500 may be performed on the first portions 212 a to form SiGeOx as the source/drain spacers 216, and on the first portions 214 a to form GeO₂/SiO₂ as the first sacrificial portions 218.

Reference is made to FIGS. 7A-7C. After the oxidation of the exposed channel regions 220 a, the first sacrificial portions 218 (shown in FIG. 6B) of the channel regions 220 a are removed by an etching process 510, but the source/drain spacers 216 remain. In some embodiments, the etching process 510 is a selective removal process for different oxide materials, such as, a wet etching process with different etching rates depend on different oxide materials for the source/drain spacers 216 and the first sacrificial portions 218. For example, when the source/drain spacers 216 are made of a material, such as, SiGeOx and the first sacrificial portions 218 are made of a material, such as, GeO₂, the etching process 510 may include de-ionized water to remove the first sacrificial portions 218 and remain the source/drain spacers 216. Similarly, when the source/drain spacers 216 are made of a material, such as, SiGeOx and the first sacrificial portions 218 are made of a material, such as, SiO₂, the etching process 510 may include, such as, deionized water, ozonated DIW, buffered hydrofluoric acid (BHF), hydrofluoric acid (HF), HF water diluted by ethylene glycol (HFEG), or any combination thereof, to remove the first sacrificial portions 218 and remain the source/drain spacers 216. It is note that, GeO₂ dissolves in water, while SiGeOx does not.

As such, after the removing of the first sacrificial portions 218 of the channel regions 220 a, at least one recess 230 is formed between adjacent two of the source/drain spacers 216, and beneath the gate spacers 312 a. For example, there are a plurality of recesses 230 in FIG. 7B. The source/drain spacers 216 remain suspended on the dummy gate structures 310. In other words, the source/drain spacers 216 protrude from sidewalls of the dummy gate structures 310 beneath the gate spacers 312 a to form the recesses 230. The first portions 214 a of the nanowires 214 are exposed from the recesses 230.

Reference is made to FIGS. 8A-8C. After the moving of the first sacrificial portions 218 (shown in FIGS. 6A-6C) of the channel regions 220 a, the channel regions 220 a of the fins 220 exposed from the contact openings 422 are oxidized by another oxidation process 500 again. The oxidation process 500 may be performed on the exposed channel regions 220 a exposed from the contact openings 422. As such, parts of the first portions 212 a adjacent to the source/drain spacers 216 are oxidized such that to form source/drain spacers 216′ with the source/drain spacers 216. In addition, parts of the first portions 214 a exposed from the contact openings 422 are oxidized to form second sacrificial portions 222.

Reference is made to FIGS. 9A-9C. After the oxidation of the exposed channel regions 220 a, the second sacrificial portions 222 of the channel regions 220 a are removed by the etching process 510, but the source/drain spacers 216′ remain. In some embodiments, the etching process 510 is the selective removal process for the source/drain spacers 216′ and the second sacrificial portions 222. As such, after the removing of the second sacrificial portions 222 of the channel regions 220 a, at least one recesses 230′ is formed between adjacent two of the source/drain spacers 216′, and beneath the gate spacers 312 a. For example, there are a plurality of recesses 230′ in FIG. 9B. The source/drain spacers 216′ remain suspended on the dummy gate structures 310 and positioned beneath the gate spacers 312 a. In other words, the source/drain spacers 216′ protrude from sidewalls of the dummy gate structures 310 beneath the gate spacers 312 a to form the recesses 230′. In some embodiments, the source/drain spacers 216′ substantially have the same length as that of the gate spacers 312 a. The first portions 214 a of the nanowires 214 are exposed from the recesses 230′.

In the case, the channel regions 220 a are performed on a cyclic oxidation etch (COE) process. That is, the source/drain spacers on the first portions 214 a are formed by repeated oxidation process 500 to achieve a predetermined thickness thereof. Relatively, the sacrificial portions formed on the first portions 212 a are removed by the selective removal process to remain the source/drain spacers without removing it. In the cyclic oxidation etch (COE) process of the source/drain spacers formation, it can ensure the thickness of source/drain spacers achieve designed thickness, and has a good control for widths of the source/drain spacers. In some embodiments of the instant disclosure, the oxidation for the source/drain spacers and the selective etching of the sacrificial portions may repeat twice or even more. As a result, the thickness of the source/drain spacers can be controlled in cycle times of the oxidation process 500. Specifically, the thickness of the source/drain spacers 216′ is larger than that of the source/drain spacers 216 shown in FIG. 7B. In addition, the length of the first portions 214 a of the nanowires 214 is shorter than that shown in FIG. 7B due to the multiple selective etching processes, and therefore the first portions 214 a of the nanowires 214 can expose from the recesses between the source/drain spacers and not cover by the oxide, such as, sacrificial portions in the present disclosure. Furthermore, the formation of the source/drain spacers 216′ can be conducted in a self-aligned process, but no lithography process is required.

Reference is made to FIGS. 10A-10C. Epitaxy structures 316 are formed in the openings 422 by, for example, an epitaxial growth process as source/drain regions. As such, the fin spacers 312 b are in contact with opposite sidewalls of the epitaxy structure 316. The epitaxial growth process is performed on exposed parts of the first portions 214 a of the nanowires 214, and performed on exposed parts of the protruded portions 202 a of the semiconductor substrate 202. Therefore, the epitaxy structures 316 are formed between the channel regions 220 a, further formed in the recesses 230′ of the channel regions 220 a, and in contact with the protruded portions 202 a. More specifically, the epitaxy structures 316 have protruding portions 318 embedded in (or being protruding into) the recesses 230′ of the channel regions 220 a and disposed between the gate spacer 312 a and the source/drain spacers 216′. Furthermore, the protruding portion 318 is disposed between and extends pass two of the source/drain spacers 216′, is in contact with the first portions 214 a of the nanowires 214 and top surfaces 216 t and/or bottom surfaces 216 b of the source/drain spacers 216′, and the topmost protruding portion 318 is further disposed between the gate spacer 312 a and the source/drain spacer 216′. In other words, the source/drain spacers 216′ and the protruding portions 318 are arranged in an alternating manner. On the other hand, the source/drain spacers 216′ are disposed between the epitaxy structure 316 and the dummy gate structure 310, are embedded in the epitaxy structure 316, and are in contact with opposite sidewalls of the epitaxy structure 316. Therefore, the source/drain spacers 216′ are separated from the first portions 214 a of the nanowires 214 by the epitaxy structures 316.

In some embodiments, in situ doping (ISD) is applied to form doped source/drain regions 316. N-type and p-type FETs are formed by implanting different types of dopants to selected regions of the device to form the necessary junction(s). N-type devices may be formed by implanting arsenic (As) or phosphorous (P), and p-type devices may be formed by implanting boron (B). For example, the epitaxy structures 316 may include materials such as SiP or SiGeB and any other suitable materials. The epitaxy structures 316 may be formed conformally by CVD, or by monolayer doping (MLD). Alternatively, the epitaxy structures 316 may be formed by an implantation with activation anneal step.

With such configuration, the epitaxy structures 316 are positioned such that subsequent etching processes that remove the first portions 212 a of the sacrificial layer 212 during device fabrication do not also damage the epitaxy structures 316. That is, the epitaxy structures 316 are configured to be separated from the first portions 212 a of the sacrificial layer 212 at least by the source/drain spacers 216′ and the first portions 214 a of the nanowires 214, such that parasitic capacitance between the epitaxy structures 316 and gate under such multi-stack nanowire devices will be reduced.

Reference is made to FIGS. 11A-11C. An interlayer dielectric (ILD) layer 320 is blanket deposited on the semiconductor substrate 202, fills in the spaces left between the gate spacers 312 a, and between the fin spacers 312 b. The epitaxy structures 316 are then covered by the interlayer dielectric layer 320. Further, the interlayer dielectric layer 320 covers up the spacers 312 and the dummy gate structures 310. At least one epitaxy structure 316 is disposed between the interlayer dielectric layer 320 and the source/drain spacer 216′.

Then, a planarization process is performed to the interlayer dielectric layer 320. The planarization process may be chemical mechanical polishing (CMP) process or any other suitable process. Portions of the interlayer dielectric layer 320 are removed. The interlayer dielectric layer 320 between the gate spacers 312 a and between the fin spacers 312 b remain. In the planarization process, the hard masks 306 shown in FIGS. 10A-10C of the dummy gate structures 310 and portions of the spacers 312 (shown in FIGS. 10A-10C) are removed. On top of the epitaxy structures 316, a layer of the interlayer dielectric layer 320 remains.

Reference is made to FIGS. 12A-12C. After planarization, the dummy gate structures 310 and the first portions 212 a of the sacrificial layers 212 (shown in FIGS. 11B and 11C) are removed to form gate trenches 322, but the spacers 312 and the first portions 214 a of the nanowires 214 remain. The dummy gate electrode layer 304 and the gate dielectric layer 302 are removed by suitable process, leaving spaces between the gate spacers 312 a. The channel regions 220 a of the fins 220 are then exposed from the gate trenches 322, while the epitaxy structures 316 are still under the coverage of the interlayer dielectric layer 320.

Then, after the removal of the dummy gate structures 310, the first portions 212 a (shown in FIGS. 11B and 11C) of the sacrificial layers 212 are removed. As shown in FIG. 12A, the first portions 212 a of the top sacrificial layers 212 are removed, leaving the underlying nanowire 214 exposed. The first portions 212 a of the sacrificial layers 212 between the nanowires 214 are also removed. The first portions 214 a of the nanowires 214 are released from the fins 220 and spaced apart from each other. The first portions 214 a of the nanowires 214 are not flanked by the sacrificial layer 212 anymore.

After the removal of the first portions 212 a of the sacrificial layers 212, spaces are left between the nanowires 214. The pitch P₁ between the nanowires 214 are determined by the thickness of the sacrificial layer 212 shown in FIGS. 11B and 11C. The first portions 214 a of the nanowires 214 suspend over one another without making contact. The pitch P1 between the nanowires 214 reflects where the first portions 212 a of the sacrificial layers 212 use to stand. For example, if the sacrificial layer 212 has a thickness of 8 nm, after the removal of the first portions 212 a of the sacrificial layers 212, the pitch P1 is measured of about 8 nm. The pitch P1 has pivotal effect in the nanowire 214 configuration at the channel regions 220 a. Furthermore, when the removing the first portions 214 a of the nanowires 214, the source/drain spacers 216′ avoid unwanted etching on the epitaxy structures 316.

Reference is made to FIGS. 13A-13C. A high-k gate dielectric layer 330 (can also referred to as an interlayer dielectric layer) and a work function metal layer 340 are formed on the first portions 214 a of the nanowires 214 to fill the gate trench 322. As shown in FIG. 13B, the high-k gate dielectric layer 330 is a thin layer formed on the exposed surfaces including the sidewalls of the gate spacers 312 a and first portions 214 a of the nanowires 214. Specifically, the high-k gate dielectric layer 330 is in contact with the source/drain spacers 216′ and covers the first portions 214 a of the nanowires 214. As shown in FIG. 13C, the high-k gate dielectric layer 330 wraps around the first portions 214 a of each of the nanowires 214. The surface of the isolation structures 204 and the protruded portions 202 a of the semiconductor substrate 202 are also covered by the high-k gate dielectric layer 330. Spaces between the first portions 214 a of the nanowires 214 are still left after the deposition of the high-k gate dielectric layer 330. The high-k gate dielectric layer 330 includes a material such as hafnium oxide (HfO₂), zirconium oxide (ZrO₂) or lanthanum oxide (La₂O₃). The high-k gate dielectric layer 330 may be formed by suitable deposition processes, for example, chemical vapor deposition (CVD), plasma enhanced chemical vapor deposition (PECVD), atomic layer deposition (ALD), evaporation, physical vapor deposition (PVD), chemical solution deposition, or other like processes. The thickness of the high-k gate dielectric layer 330 may vary depending on the deposition process as well as the composition and number of the high-k gate dielectric layer 330 used.

Then, a work function metal layer 340 is formed. The work function metal layer 340 may be disposed over the high-k gate dielectric layer 330, and fill up the spaces between the nanowires 214 replacing the first portions 212 a of the sacrificial layers 212. The type of work function metal layer 340 depends on the type of transistor. That is, the work function metal layer 340 may include p-type work function metal materials and n-type work function metal materials. P-type work function materials include compositions such as ruthenium (Ru), palladium (Pd), platinum (Pt), cobalt (Co), nickel (Ni), and conductive metal oxides, or any combination thereof. N-type metal materials include compositions such as hafnium (Hf), zirconium (Zr), titanium (Ti), tantalum (Ta), aluminum (Al), metal carbides (e.g., hafnium carbide (HfC), zirconium carbide (ZrC), titanium carbide (TiC), and aluminum carbide (Al4C3)), aluminides, or any combination thereof. The work function metal(s) may be deposited by a suitable deposition process, for example, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), plating, thermal or e-beam evaporation, and sputtering. For example, the work function metal layer 340 may include materials such as titanium nitride (TiN) or tantalum nitride (TaN).

Reference is made to FIGS. 14A-14C. A gate electrode 350 is formed. The gate electrode 350 is deposited over the high-k gate dielectric layer 330 and the work function metal layer 340 to form the gate structures 360. As shown in FIG. 14C, the gate electrode 350 fills up the spaces surrounding the nanowires 214, thereby completely wrapping around the first portions 214 a of the nanowires 214. In other words, the nanowires 214 extend through the gate structures 360. The gate structures 360 replace the dummy gate structures 310. Furthermore, the source/drain spacers 216′ are in contact with and protrude from the gate structures 360, and are separated from the first portions 214 a of the nanowires 214 by the gate structures 360. The source/drain spacer 216′ is disposed between the epitaxy structure 316 and the gate structures 360.

The gate electrode 350 may include conductive material, such as, aluminum (Al), platinum (Pt), gold (Au), tungsten (W), titanium (Ti), or any combination thereof. The gate electrode 350 may be deposited by a suitable deposition process, for example, chemical vapor deposition (CVD), plasma-enhanced chemical vapor deposition (PECVD), physical vapor deposition (PVD), plating, thermal or e-beam evaporation, and sputtering. A planarization process, for example, chemical mechanical planarization (CMP), is performed to polish the surface of the conductive gate metal and form the gate structures 360.

Reference is made to FIGS. 15A-15C. FIG. 15A is a top view of the local semiconductor device 100. FIGS. 15B and 15C are cross-sectional views taken along sections B-B and C-C in FIG. 15A respectively. A plurality of contact openings 542 are formed in the interlayer dielectric layer 320, and the contact openings 542 respectively expose the epitaxy structures 316. A plurality of contacts are respectively formed in the contact openings 542. In some embodiments, the contact includes a work function metal layer 520 and a metal layer 530 formed on the work function metal layer 520. The work function metal layer 520 is deposited in the contact openings 542 and formed on a top surface of the epitaxy structures 316. Subsequently, the metal layer 530 is formed on the work function metal layer 520 and fills in the contact openings 542 shown in FIGS. 15A and 15B.

Reference is made to FIGS. 15D and 15E. FIGS. 15D and 15E are cross-sectional views along sections D-D and line E-E in FIG. 15A respectively. The source/drain spacers 216′ are disposed between the protruding portions 318 of the epitaxy structures 316, and surrounded by the gate spacers 312 a as shown in FIG. 15D. Furthermore, the epitaxy structures 316 are conformally covered by the work function metal layer 520, and disposed on and in contact with the protruded portions 202 a of the semiconductor substrate 202 as shown in FIG. 15E.

Some other illustrative embodiments for forming a local semiconductor device 400 at various stages of fabrication in accordance with some embodiments of the present disclosure will be described below with reference to FIGS. 16A-23E. The structures illustrate operations which may be used in the process of forming the local semiconductor device 100. FIGS. 16A-23A are top views of the local semiconductor device 400 at various stages of fabrication in accordance with some embodiments of the present disclosure. FIGS. 16B-23B are cross-sectional views along lines B-B in FIGS. 16A-23A respectively. FIGS. 16C-23C are cross-sectional views along lines C-C in FIGS. 16A-23A respectively. FIGS. 23D and 23E are cross-sectional views along line D-D and line E-E in FIG. 23A respectively.

It should be pointed out that operations for forming the local semiconductor device 400 before the structure shown in FIG. 16 are substantially the same as the operations for forming the local semiconductor device 100 shown in FIGS. 1A-5C, and the related detailed descriptions may refer to the foregoing paragraphs and are not discussed again herein. The differences between the present embodiment and the embodiment in FIGS. 16A-23E are that operations of forming source/drain spacers.

Reference is made to FIGS. 16A-16C. After the recessing of the fins 220 (see FIG. 5B), the channel regions 220 a of the fins 220 exposed from the contact openings 422 are performed by an atomic layer chemical vapor deposition (ALD) process 600. Specifically, the ALD process 600 is conducted in an ALD H₂O pulse with a duration t₁ followed by N₂ purge with a duration t₂. In some embodiments, the duration t₁ has a range from about 0.1 second to about 5 seconds, the duration t₂ has a range from about 0.1 second to about 5 seconds, but the instant disclosure is not limited thereto. The ALD process 600 may be performed on the exposed channel regions 220 a to form selective oxide formations as source/drain spacers 416. For example, the first portions 212 a are made of a material, such as, SiGe, and the first portions 214 a are made of a material, such as, Ge/Si. The atomic layer deposition (ALD) process 600 may be performed on the first portions 212 a to form SiGeOx as the source/drain spacers 416, but without forming oxide formations on the first portions 214 a of the exposed channel regions 220 a.

As such, after the forming of the source/drain spacers 416, at least one recess 440 is formed between adjacent two of the source/drain spacers 416, and beneath the gate spacers 312 a. For example, there are a plurality of recesses 440 in FIG. 16B. The source/drain spacers 416 remain suspended on the dummy gate structures 310. In other words, the source/drain spacers 416 protrude from sidewalls of the dummy gate structures 310 beneath the gate spacers 312 a to form the recesses 440. The first portions 214 a of the nanowires 214 are exposed from the recesses 440.

Reference is made to FIGS. 17A-17C. In the case, the channel regions 220 a are performed on a single multi-cycle ALD process 600. That is, the source/drain spacers 416′ on the first portions 214 a are formed by repeated ALD process 600 to achieve a predetermined thickness thereof. Relatively, the first portions 214 a of the exposed channel regions 220 a are without forming oxide formations thereon. As such, after the forming of the source/drain spacers 416′, at least one recess 440′ is formed between adjacent two of the source/drain spacers 416′, and beneath the gate spacers 312 a. For example, there are a plurality of recesses 440′ in FIG. 17B. In some embodiments, the width of the source/drain spacers 416′ may be about 2 nm to 10 nm, and the instant disclosure is not limited thereto. In other words, the source/drain spacers 416′ protrude from sidewalls of the dummy gate structures 310 beneath the gate spacers 312 a to form the recesses 440′. The first portions 214 a of the nanowires 214 are exposed from the recesses 440′.

In the single multi-cycle ALD process 600 of the source/drain spacer formation, it can ensure the thickness of source/drain spacers achieve designed thickness, and has a good control for widths of the source/drain spacers. In some embodiments of the instant disclosure, the ALD process 600 for the source/drain spacers may substantially be 20 cycles to 200 cycles, but the present disclosure is not limited thereto. As a result, the thickness of the source/drain spacers can be controlled in cycle times of the ALD process 600. Specifically, the thickness of the source/drain spacers 416′ is larger than that of the source/drain spacers 416 shown in FIG. 16B. The first portions 214 a of the exposed channel regions 220 a are without forming oxide formations thereon, and therefore the first portions 214 a of the nanowires 214 can be exposed from the recesses 440′ or 440 between the source/drain spacers 416′ or 416 and not cover by the oxide. Furthermore, the formation of the source/drain spacers 416′ can be conducted in a self-aligned process, but no lithography process is required.

Reference is made to FIGS. 18A-18C. Epitaxy structures 426 are formed in the openings 422 by, for example, an epitaxial growth process as source/drain regions. The epitaxial growth process is performed on exposed parts of the first portions 214 a of the nanowires 214, and performed on exposed parts of the protruded portions 202 a of the semiconductor substrate 202. Therefore, the epitaxy structures 426 are formed between the channel regions 220 a, further formed in the recesses 440′ of channel regions 220 a, and in contact with the protruded portions 202 a. More specifically, the epitaxy structures 316 have protruding portions 418 embedded in (or being protruding into) the recesses 230′ of channel regions 220 a and disposed between the gate spacer 312 a and the source/drain spacers 416′. Furthermore, the protruding portion 418 is disposed between and extends pass two of the source/drain spacers 416′ and is in contact with the first portions 214 a of the nanowires 214. In other words, the source/drain spacers 416′ and the protruding portions 418 are arranged in an alternating manner. On the other hand, the source/drain spacers 416′ are disposed between the epitaxy structure 426 and the dummy gate structure 310, are embedded in the epitaxy structure 426, and are in contact with opposite sidewalls of the epitaxy structure 426. Therefore, the source/drain spacers 416′ are separated from the first portions 214 a of the nanowires 214 by the epitaxy structures 426.

With such configuration, the epitaxy structures 426 are positioned such that subsequent etching processes that remove the first portions 212 a of the sacrificial layer 212 during device fabrication do not also damage the epitaxy structures 426. That is, the epitaxy structures 426 are configured to be separated from the first portions 212 a of the sacrificial layer 212 at least by the source/drain spacers 416′ and the first portions 214 a of the nanowires 214, such that parasitic capacitance between the epitaxy structures 426 and gate under such multi-stack nanowire devices will be reduced.

Reference is made to FIGS. 19A-19C. An interlayer dielectric (ILD) layer 320 is blanket deposited on the semiconductor substrate 202, fills in the spaces left between the gate spacers 312 a, and between the fin spacers 312 b. The epitaxy structures 426 are then covered by the interlayer dielectric layer 320. Further, the interlayer dielectric layer 320 covers up the spacers 312 and the dummy gate structures 310. Then, a planarization process is performed to the interlayer dielectric layer 320. Portions of the interlayer dielectric layer 320 are removed. The interlayer dielectric layer 320 between the gate spacers 312 a and between the fin spacers 312 b remain. In the planarization process, the hard masks 306 shown in FIGS. 18A-18C of the dummy gate structures 310 and portions of the spacers 312 shown in FIGS. 10A-10C are removed. On top of the epitaxy structures 426, a layer of the interlayer dielectric layer 320 remains.

Reference is made to FIGS. 20A-20C. After planarization, the dummy gate structures 310 and the first portions 212 a of the sacrificial layers 212 (shown in FIGS. 19B and 19C) are removed to form gate trenches 322, but the spacers 312 and the first portions 214 a of the nanowires 214 remain. The dummy gate electrode layer 304 and the gate dielectric layer 302 are removed by suitable process, leaving spaces between the gate spacers 312 a. The channel regions 220 a of the fins 220 are then exposed from the gate trenches 322, while the epitaxy structures 426 are still under the coverage of the interlayer dielectric layer 320.

Then, after the removal of the dummy gate structures 310, the first portions 212 a (shown in FIGS. 19B and 19C) of the sacrificial layers 212 are removed. As shown in FIG. 19A, the first portion 212 a of the top sacrificial layer 212 is removed, leaving the underlying nanowire 214 exposed. The first portions 212 a of the sacrificial layers 212 between the nanowires 214 are also removed. The first portions 214 a of the nanowires 214 are released from the fins 220 and spaced apart from each other. The first portions 214 a of the nanowires 214 are not flanked by the sacrificial layer 212 anymore. Furthermore, when the removing the first portions 212 a of the sacrificial layers 212, the source/drain spacers 416′ avoid unwanted etching on the epitaxy structures 426.

Reference is made to FIGS. 21A-21C. A high-k gate dielectric layer 330 and a work function metal layer 340 are formed on the first portions 214 a of the nanowires 214 to fill the gate trench 322. As shown in FIG. 21B, the high-k gate dielectric layer 330 is a thin layer formed on the exposed surfaces including the sidewalls of the gate spacers 312 a and first portions 214 a of the nanowires 214. Specifically, the high-k gate dielectric layer 330 is in contact with the source/drain spacers 416′ and covers the first portions 214 a of the nanowires 214. On the other hand, the protruding portions 418 of the epitaxy structures 426 are disposed between the high-k gate dielectric layer 330 and the source/drain spacer 416′. As shown in FIG. 21C, the high-k gate dielectric layer 330 wraps around the first portions 214 a of each of the nanowires 214. The surface of the isolation structures 204 and the protruded portions 202 a of the semiconductor substrate 202 are also covered by the high-k gate dielectric layer 330. Spaces between the first portions 214 a of the nanowires 214 are still left after the deposition of the high-k gate dielectric layer 330. The thickness of the high-k gate dielectric layer 330 may vary depending on the deposition process as well as the composition and number of the high-k gate dielectric layer 330 used. Then, a work function metal layer 340 is formed. The work function metal layer 340 may be disposed over the high-k gate dielectric layer 330, and fill up the spaces between the nanowires 214 replacing the first portions 212 a of the sacrificial layers 212.

Reference is made to FIGS. 22A-22C. A gate electrode 350 is formed. The gate electrode 350 is deposited over the high-k gate dielectric layer 330 and the work function metal layer 340 to form the gate structures 360. As shown in FIG. 22C, the gate electrode 350 fills up the spaces surrounding the nanowires 214, thereby completely wrapping around the first portions 214 a of the nanowires 214. In other words, the nanowires 214 extend through the gate structures 360. The gate stack replaces the dummy gate structures 310. The source/drain spacers 416′ are in contact with the gate structures 360, are separated from the first portions 214 a of the nanowires 214 by the gate stack, and protrude from the gate structures 360.

Reference is made to FIGS. 23A-23C. FIG. 23A is a top view of the local semiconductor device 400. FIGS. 23B and 23C are cross-sectional views taken along sections B-B and C-C in FIG. 23A respectively. A plurality of contact openings 542 are formed in the interlayer dielectric layer 320, and the contact openings 542 respectively expose the epitaxy structures 316. A plurality of contacts are respectively formed in the contact openings 542. In some embodiments, the contact includes a work function metal layer 520 and a metal layer 530 formed on the work function metal layer 520. The work function metal layer 520 is deposited in the contact openings 542 and formed on a top surface of the epitaxy structures 426. Subsequently, the metal layer 530 is formed on the work function metal layer 520 and fills in the contact openings 542 shown in FIGS. 23A and 23B.

Reference is made to FIGS. 23D and 23E. FIGS. 23D and 23E are cross-sectional views along sections D-D and line E-E in FIG. 23A respectively. The source/drain spacers 416′ are disposed between the protruding portions 418 of the epitaxy structures 426, and surrounded by the gate spacers 312 a as shown in FIG. 23D. Furthermore, the epitaxy structures 426 are conformally covered by the work function metal layer 520, and disposed on and in contact with the protruded portions 202 a of the semiconductor substrate 202 as shown in FIG. 23E.

According to some embodiments, the epitaxy structures are configured to be separated from the gate structure at least by the source/drain spacers, such that parasitic capacitance between the epitaxy structures and gate under such multi-stack nanowire devices will be reduced.

According to some embodiments, a semiconductor device includes a substrate, a gate structure, at least one nanowire, at least one epitaxy structure, and at least one source/drain spacer. The gate structure is disposed on the substrate. The nanowire extends through the gate structure. The epitaxy structure is disposed on the substrate and is in contact with the nanowire. The source/drain spacer is disposed between the epitaxy structure and the gate structure and is embedded in the epitaxy structure.

According to some embodiments, a semiconductor device includes a substrate, at least one nanowire, a gate structure, at least one epitaxial structure, and at least one source/drain spacer. The nanowire is disposed on the substrate. The gate structure is disposed on the substrate and wraps around the nanowire. The epitaxial structure is disposed on the substrate and is in contact with the nanowire. The source/drain spacer protrudes from the gate structure and is in contact with the epitaxial structure in which the epitaxial structure wraps around the source/drain spacer.

According to some embodiments, a semiconductor device includes a method for manufacturing a semiconductor device includes forming a multilayer stack on a substrate in which the multilayer stack comprises at least one sacrificial layer and at least one nanowire arranged in an alternating manner; forming a dummy gate on the multilayer stack; patterning the multilayer stack using the dummy gate as a mask to expose at least an end sidewall of the patterned sacrificial layer; oxidizing the end sidewall of the patterned sacrificial layer to form at least one source/drain spacer thereon; forming at least one epitaxial structure on the substrate and in contact with the patterned nanowire and the at least one source/drain spacer; removing the dummy gate and the patterned sacrificial layer; and forming a gate structure at least surrounding the patterned nanowire.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. A semiconductor device, comprising: a substrate; a plurality of nanowires extending in a first direction on the substrate and arranged in a second direction perpendicular to the first direction, wherein each nanowire is spaced apart from an immediately adjacent nanowire; a gate structure wrapping around each of the nanowires when viewed in a cross section taken along a longitudinal axis of the gate structure perpendicular to the first and second directions, wherein when viewed in a cross section taken along the first direction, the gate structure has gate portions interleaved with the nanowires; a source region on one side of the gate structure; and a plurality of source spacers each extending from a respective one of the gate portions into the source region, wherein the gate structure has an uneven bottom surface.
 2. The semiconductor device of claim 1, wherein the gate structure comprises a high-k material, and the high-k material wrapping around each of the nanowires when viewed in the cross section taken along the longitudinal axis of the gate structure and is in contact with the source spacers when viewed in the cross section taken along the first direction.
 3. The semiconductor device of claim 1, further comprising a gate spacer extending above a topmost one of the nanowires along a sidewall of the gate structure.
 4. The semiconductor device of claim 1, further comprising an interlayer dielectric layer extending along a top surface of the source region.
 5. The semiconductor device of claim 1, wherein the source region has a plurality of protruding portions interleaved with the source spacers when viewed in the cross section taken along the first direction.
 6. The semiconductor device of claim 1, wherein a bottom surface of the gate structure is lower than a bottom surface of the source region.
 7. A semiconductor device comprising: nanowires extending in a first direction on a substrate and arranged in a second direction perpendicular to the first direction, wherein each nanowire is spaced-apart from an immediately, adjacent nanowire; a gate structure wrapping around each of the nanowires when viewed in a cross section taken along a longitudinal axis of the gate structure perpendicular to the first and second directions, wherein when viewed in a cross section taken along the first direction, the gate structure has lower gate portions interleaved with the nanowires and an upper gate portion extending above a topmost one of the nanowires, and the lower gate portions comprise a gate dielectric layer and a work function metal layer and the upper gate portion comprises the gate dielectric layer, the work function metal layer, and a gate electrode extending over the nanowires but not between the nanowires; a source region on one side of the gate structure; a first gate spacer extending along a first sidewall of the upper gate portion facing toward the source region; and a source spacer extending from the first sidewall of the upper gate portion into a position in the source region.
 8. The semiconductor device of claim 7, wherein the source spacer is in contact with the gate dielectric layer of the gate structure.
 9. The semiconductor device of claim 7, wherein the source spacer has a sidewall coterminous with a sidewall of the first gate spacer.
 10. The semiconductor device of claim 7, wherein the source spacer comprises a germanium-containing oxide.
 11. The semiconductor device of claim 7, further comprising a second gate spacer extending along a second sidewall of the gate structure, wherein a bottom portion of the second gate spacer is lower than a bottom portion of the first gate spacer.
 12. A semiconductor device comprising: a fin structure over a substrate; nanowires formed over the fin structure; an isolation structure surrounding the fin structure; a gate structure formed across the fin structure and wrapping around the nanowires; a source/drain structure attached to the nanowires; a first gate spacer formed on a first sidewall of the gate structure; and source/drain spacers sandwiched between the source/drain structure and the gate structure, wherein an interface between the source/drain spacers and the fin structure is higher than a top surface of the isolation structure.
 13. The semiconductor device of claim 12, wherein the gate structure comprises: a gate dielectric layer wrapping around the nanowires; a work function metal layer formed over the gate dielectric layer; and a gate electrode formed over the work function metal layer, wherein spaces between two neighboring nanowires are fully filled with the gate dielectric layer and the work function metal layer.
 14. The semiconductor device of claim 12, further comprising: a second gate spacer formed on a second sidewall of the gate structu herein the second gate spacer is in direct contact with the isolation structure.
 15. The semiconductor device of claim 12, further comprising: a second gate spacer formed on a second sidewall of the gate structure, wherein a portion of the gate structure is sandwiched between the second gate spacer and the nanowires.
 16. The semiconductor device of claim 12, further comprising: a second gate spacer formed on a second sidewall of the gate structure, wherein a portion of the gate structure is sandwiched between the second gate spacer and the source/drain spacers.
 17. The semiconductor device of claim 12, wherein the nanowires have first ends and second ends opposite to the first ends, and the first ends of the nanowires are in direct contact with the source/drain structure, and the second ends of the nanowires are in direct contact with the gate structure.
 18. The semiconductor device of claim 12, wherein the gate structure has an uneven bottom portion. 